Timing optimization during the physical synthesis of cell-based VLSI circuits Documento